



# EXP # 1 - BASIC ELECTRICAL MEASUREMENTS



**D'Arsonval movement**


*JB*  
1/15/92

AMMETER  
1 AMP FULL SCALE




10 VOLTS FULL SCALE

VOLTMETER



OHM METER





# AVERAGE MEASUREMENT

## ALTERNATING VOLTAGE

$$= \frac{1}{2} = 0.637 V_{\text{PEAK}}$$

$$V_{\text{AV}} = \frac{1}{\omega} \int_{-\frac{\pi}{2}}^{\frac{\pi}{2}} \omega \sin(\omega t) dt$$



POWER IS A FUNCTION OF


VOLTAGE SQUARED

$$P = W = \frac{V^2}{R} = I^2 R$$


$$\therefore V_{RMS} = \left[ \frac{1}{T} \int_0^T v^2(t) dt \right]^{1/2}$$

FOR SINE WAVE


$$V_{RMS} = 0.707 V_{PEAK}$$



# SIMPSON 260-7 VOLT-OHM-MILLIAMMETER




VI  
8050A Digital Multimeter







DIGITAL VOLTMETER





# cathode-ray tube






BASIC SCOPE







# INPUT OPTIONS




# DUAL CHANNEL



CHANNEL A POLARITY  
A VERT SENSITIVITY



OSCILLOSCOPE MODEL 122A



MODEL 122A/AK  
OSCILLOSCOPE  
SERIALS PREFIXED: 006-

THE SPECTRUM ANALYZER —


WHO NEEDS IT ?

OSCILLOSCOPE PLOTS VOLTAGE vs TIME

SPECTRUM ANALYZER — VOLTAGE vs FREQ.

SCOPE → TIME DOMAIN

SPECTRUM ANALYZER → FREQ. DOMAIN






MATHAMETICALLY DEFINED WAVE FORMS

PULSE




STEP




RAMP



SINE



WHAT ABOUT:



## FOURIER THEOREM

ANY PERIODIC FUNCTION CAN BE  
EXPRESSED AS A CONSTANT TERM  
PLUS AN INFINITE SERIES OF SINES  
AND COSINES


$$f(t) = A + B_1 \sin \omega t + B_2 \sin 2\omega t + \dots + B_n \sin n\omega t \\ + C_1 \cos \omega t + C_2 \cos 2\omega t + \dots + C_r \cos r\omega t$$

OR:

$$f(t) = A + D_1 \sin(\omega t + \phi_1) + D_2 \sin(2\omega t + \phi_2) \\ + D_3 \sin(3\omega t + \phi_3) + \dots + D_n \sin(n\omega t + \phi_n)$$


$$\text{WHERE } D = \sqrt{B^2 + C^2} \\ \text{AND } \phi = \tan^{-1} \frac{C}{B}$$

THE SPECTRUM ANALYZER GIVES  
US THE COEFFICIENTS OF ALL  
THE SINE TERMS.



WHERE  $\omega_0 = \frac{2\pi}{T}$


$$f(t) = \frac{11}{4} \left( \sin \omega_0 t + \frac{1}{3} \sin 3\omega_0 t + \frac{1}{5} \sin 5\omega_0 t + \dots \right)$$





Square wave:

06/01/90 *fo*


### SPECTRUM ANALYZER








# Capacitors




**Ideal**



**Actual**

# Inductors



L

L

Ideal

Actual



## Quality Factor

$$Q = 2\pi \frac{\text{Peak energy stored per cycle}}{\text{Peak energy dissipated per cycle}}$$

$$\text{For inductors: } Q = \frac{2\pi L}{R}$$

$$\text{For capacitors: } Q = \frac{1}{2\pi RC}$$

Note that  $R$  is series resistance for these formulae.


For practical components, loss for inductors is generally expressed as series resistance (copper loss). Loss for capacitors is typically expressed as a parallel resistance (leakage current across the capacitor).

## **Dispipation Factor**


$$D = \frac{Q}{1}$$

Normally used to express loss in capacitors

# RLC



Second Order System



• Transfer function:

$$T(s) = \frac{Y(s)}{X(s)} = \frac{\frac{1}{sC}}{sL + R + \frac{1}{sC}}$$

$$= \frac{\frac{1}{LC}}{s^2 + \frac{R}{L}s + \frac{1}{LC}}$$

define:

$$\left\{ \begin{array}{l} \text{natural frequency: } \omega_n \triangleq \frac{1}{\sqrt{LC}} \\ \text{damping ratio: } \zeta \triangleq \frac{R}{2\sqrt{L/C}} \end{array} \right.$$

$$T(s) = \frac{\omega_n^2}{\omega_n^2 + 2\zeta\omega_n s + \omega_n^2}$$

• Frequency Response: let  $s = j\omega$

$$H(\omega) = T(j\omega) = \frac{\omega_n^2}{-\omega^2 + 2\zeta\omega_n j\omega + \omega_n^2} = \frac{1 - \left(\frac{\omega}{\omega_n}\right)^2 + j 2\zeta\frac{\omega}{\omega_n}}{\omega_n^2}$$

• Bode plot:

$$20 \log_{10} |H(\omega)| = -10 \log_{10} \left\{ \left[ 1 - \left(\frac{\omega}{\omega_n}\right)^2 \right]^2 + \left[ 2\zeta\frac{\omega}{\omega_n} \right]^2 \right\}$$

$\omega \ll \omega_n, \omega/\omega_n \rightarrow 0:$

$$20 \log_{10} |H(\omega)| = -10 \log_{10} 1 = 0$$

$\omega \gg \omega_n$

$$20 \log_{10} |H(\omega)| = -40 \log_{10} \left(\frac{\omega}{\omega_n}\right)$$

$\omega = \omega_n$

$$20 \log_{10} |H(\omega)| = -20 \log_{10} 2\zeta$$

$\sqrt{\frac{2}{\zeta}}$

$$= 20 \log_{10} Q$$

$Q \equiv \frac{1}{2\zeta}$ : Sharpness of peak

$$\frac{\pi}{2} - = (\infty +) \cdot \frac{1}{\omega} - = (\infty) H \frac{1}{\omega}$$

$\omega = \omega_n$

$$\pi - = (0 -) \cdot \frac{1}{\omega} - = (\infty) H \frac{1}{\omega}$$



$\omega \gg \omega_n$

$$0 = (0 +) \cdot \frac{1}{\omega} - = (\infty) H \frac{1}{\omega}$$

$\omega \ll \omega_n$

$$\frac{1 - \left(\frac{\omega}{\omega_n}\right)^2}{2\gamma \frac{\omega}{\omega_n}} - \frac{1}{\omega} = (\infty) H \frac{1}{\omega}$$

Bode plots for second-order systems with several different values of damping ratio  $\zeta$ .



• Find peak frequency  $\omega_p$ :  $|H(\omega_p)| = m$

$$H(\omega) = \frac{1}{1 - (\frac{\omega}{\omega_n})^2 + j 2 \zeta \frac{\omega}{\omega_n}}$$

$$|H(\omega)| = \frac{1}{\sqrt{[1 - (\frac{\omega}{\omega_n})^2]^2 + 4 \zeta^2 (\frac{\omega}{\omega_n})^2}}^{1/2}$$

want to find  $\omega = \omega_p$ , so that  $|H(\omega_p)|$  is the maximum.

Consider

$$G(\omega) = \frac{1}{|H(\omega)|^2} = [1 - (\frac{\omega}{\omega_n})^2]^2 + 4 \zeta^2 (\frac{\omega}{\omega_n})^2$$

let  $u = (\frac{\omega}{\omega_n})^2$

$$G(u) = (u-1)^2 + 4 \zeta^2 u = u^2 + (4 \zeta^2 - 2)u + 1$$

$$\frac{d}{du} G(u) = 2u + 4 \zeta^2 - 2 = 0 \rightarrow u_p = 1 - 2 \zeta^2$$

$$(\frac{\omega_p}{\omega_n})^2 = 1 - 2 \zeta^2, \quad \omega_p = \omega_n \sqrt{1 - 2 \zeta^2}$$

$$|H(\omega_p)| = \frac{1}{2 \zeta \sqrt{1 - \zeta^2}} = \frac{1}{2 \zeta}$$




$$\sqrt{2} = \frac{|H(\omega)|}{|H(\omega_p)|} \quad \therefore$$

$$\text{and } |H(\omega_p)| = \frac{2\zeta\sqrt{1-\zeta^2}}{1}$$

$$|H(\omega)| = \frac{\sqrt{(n-1)^2 + 4\zeta^2 n}}{1}$$

again, let  $u = (\frac{\omega}{\omega_n})^2$

$$\sqrt{2} = \frac{|H(\omega)|}{|H(\omega_p)|} = \frac{1}{0.707}$$



• Find bandwidth  $\Delta\omega = \omega_2 - \omega_1$

$$u^2 + (4\gamma^2 - 2)u + 1 - 8\gamma^2(1 - \gamma^2) = 0$$

$$u_1, u_2 = (1 - 2\gamma^2) \pm 2\gamma\sqrt{1 - \gamma^2}$$

$$\left\{ \begin{aligned} \omega_1 &= \sqrt{u_1} \omega_n \\ \omega_2 &= \sqrt{u_2} \omega_n \end{aligned} \right.$$

$$\Delta \omega = \omega_2 - \omega_1 = (\sqrt{u_2} - \sqrt{u_1}) \omega_n$$

Further, consider

$$u_2 - u_1 = (\sqrt{u_2} + \sqrt{u_1})(\sqrt{u_2} - \sqrt{u_1})$$

$$= 4\gamma\sqrt{1 - \gamma^2}$$

assume  $\sqrt{u_p} = \frac{1}{2}(\sqrt{u_2} + \sqrt{u_1})$

then  $\sqrt{u_2} - \sqrt{u_1} = \frac{2\sqrt{u_p}}{1 + 4\gamma\sqrt{1 - \gamma^2}}$

$$= \frac{2\gamma\sqrt{1 - \gamma^2}}{\sqrt{1 - 2\gamma^2}} = 2\gamma$$

$$\therefore \Delta \omega = \omega_n(\sqrt{u_2} - \sqrt{u_1}) = 2\gamma\omega_n$$

{ Peak frequency:  $\omega_p = \omega_n \sqrt{1 - 2\zeta^2}$   
Bandwidth:  $\Delta\omega = 2\zeta\omega_n$

re write transfer function:


$$T(s) = \frac{\omega_n^2}{s^2 + \Delta\omega s + \omega_n^2}$$

# Operational Amplifier

assumptions:


- $A \rightarrow \infty$ ,  $V_+ = V_- = 0 \rightarrow 0$  ( $V_+ \neq V_-$ )
- ( $V_0$  still finite)
- $r_1, r_-, r_+ \rightarrow \infty$ ,  $r_o \rightarrow 0$

• Inverter




$$i_1 + i_2 = \frac{V - V_1}{R_1} + \frac{V - V_0}{R_F} = 0, \quad V = 0$$

$$\therefore \frac{V_0}{V_1} = -\frac{R_F}{R_1} \quad \text{if } R_F = R_1 \quad V_0 = -V_1$$




• Summer - inverter



$$? = \sum_{j=1}^n \frac{V^- - V_j}{R_j} + \frac{V^- - V_o}{R_F} = 0, \quad V^- = 0$$

$$\therefore V_o = -R_F \sum_{j=1}^n \frac{V_j}{R_j} = -\sum_{j=1}^n K_j V_j$$

$$K_j = \frac{R_F}{R_j} \quad (j=1, 2, \dots, n)$$



$$V - \div V + = V, \quad i_1 = i_2 = i_3 = 0$$


$$\left. \begin{aligned} \frac{V - V_1}{R_1} + \frac{V - V_0}{R_F} &= 0 & (a) \\ \frac{V - V_2}{R_2} + \frac{V - V_0}{R_3} &= 0 & (b) \end{aligned} \right\}$$

from (b)  $V = \frac{R_2}{R_2 + R_3} V_3 + \frac{R_3}{R_2 + R_3} V_2$


Substitute in (a)

$$V_0 = \left( \frac{R_F}{R_1} + 1 \right) \left[ \frac{R_2}{R_2 + R_3} V_3 + \frac{R_3}{R_2 + R_3} V_2 \right] - \frac{R_F}{R_1} V_1$$

$$= -K_1 V_1 + K_2 V_2 + K_3 V_3$$



• Integrator



Similar to inverter, we have

$$T(s) = \frac{V_o(s)}{V_i(s)} = -\frac{\frac{1}{sC}}{R} = -\frac{1}{RCs}$$


let  $\frac{1}{RC} = k$

$$T(s) = -\frac{k}{s}$$



First order system

Construct 2nd Order System with Integrators



$$y_1 = -\frac{k_1}{s} y_0, \quad y_2 = -\frac{k_2}{s} y_1$$

$$y_1 = -\frac{k_2}{s} y_2, \quad y_0 = \frac{k_1 k_2}{s^2} y_2$$


$$y_0 = k_0 x + k_1 y_1 + k_2 y_2$$

$$\frac{s^2}{k_1 k_2} y_2 = k_0 x + k_1 \left(-\frac{k_2}{s}\right) y_2 + k_2 y_2$$

$$T(s) = \frac{y_2}{x} = \frac{k_0}{\frac{s^2}{k_1 k_2} - \frac{k_2}{s} - k_2}$$

$$= \frac{k_1 k_2 k_0}{s^2 + k_1 k_1 s - k_1 k_2 k_2}$$





i.e.

We see that  $k_2 < 0$

$$T(s) = \frac{\omega_n^2}{s^2 + 2\zeta s + \omega_n^2}$$

Compare with

$$T(s) = \frac{k^2 k_0}{s^2 + k_1 k s - k_2 k^2}$$

if  $k_1 = k_2 = k$

**SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00**  
**QUADRUUPLE 2-INPUT POSITIVE-NAND GATES**

DECEMBER 1983 - REVISED MARCH 1988

- Package Options include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

**description**


These devices contain four independent 2-input-NAND gates.

The SN5400, SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7400, SN74LS00, and SN74S00 are characterized for operation from 0°C to 70°C.

**FUNCTION TABLE (each gate)**


INPUTS		OUTPUT
A	B	
X	L	H
L	X	H
H	H	L
L	L	H

**logic symbol**




This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.


**logic diagram (positive logic)**




**SN54LS00, SN54S00, FK PACKAGE (TOP VIEW)**



**SN5400, W PACKAGE (TOP VIEW)**



**SN5400, J PACKAGE (TOP VIEW)**




SN5400, J PACKAGE  
 SN54LS00, SN54S00, J OR W PACKAGE  
 SN7400, N PACKAGE  
 SN74LS00, SN74S00, D OR N PACKAGE

*E-54 Digital Logic*

**SN5400, SN54LS00, SN54S00, SN7400, SN74LS00, SN74S00**  
**QUADRUPLER 2-INPUT POSITIVE-NAND GATES**

schematics (each gate)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

- Supply voltage, VCC (see Note 1) ..... 7 V
- Input voltage: '00, 'S00 ..... 5.5 V
- LS00 ..... 7 V
- Operating free-air temperature range: SN54, SN74 ..... -55°C to 125°C
- Storage temperature range ..... -65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

NOTE 2: Load c

PARAMETER	PHL	PLH
switching char		

1 For conditions &  
 ‡ All typical values  
 § Not more than c

PARAMETER	V <sub>IK</sub>	V <sub>OH</sub>	V <sub>OL</sub>	I <sub>I</sub>	I <sub>IH</sub>	I <sub>IL</sub>	I <sub>OS</sub> ‡	I <sub>CCH</sub>	I <sub>CCL</sub>
electrical chara									

electrical chara

PARAMETER	V <sub>CC</sub> Supply volt	V <sub>IH</sub> High-level	V <sub>IL</sub> Low-level	I <sub>OH</sub> High-level c	I <sub>OL</sub> Low-level c	T <sub>A</sub> Operating
recommended c						

**SN5400, SN7400  
QUADRUPE 2-INPUT POSITIVE-NAND GATES**

recommended operating conditions

PARAMETER	SN5400		SN7400		UNIT		
	MIN	NOM	MAX	MAX			
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub> High-level input voltage	2	2	2	2	V		
V <sub>IL</sub> Low-level input voltage	0.8	0.8	0.8	0.8	V		
I <sub>OH</sub> High-level output current	-0.4	-0.4	-0.4	-0.4	mA		
I <sub>OL</sub> Low-level output current	16	16	16	16	mA		
T <sub>A</sub> Operating free-air temperature	-55	125	0	70	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †		SN5400		SN7400		UNIT
	MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.5	-1.5	-1.5	-1.5	-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -0.4 mA	2.4	3.4	2.4	3.4	3.4	V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	0.2	0.4	0.2	0.4	0.4	V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	1	1	1	1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40	40	40	40	40	µA
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.6	-1.6	-1.6	-1.6	-1.6	mA
I <sub>OS</sub>	V <sub>CC</sub> = MAX	-20	-55	-18	-55	-55	mA
I <sub>CH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V	4	4	4	4	4	mA
I <sub>CL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V	12	22	12	22	22	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.  
§ Not more than one output should be shorted at a time.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			UNIT
			MIN	TYP	MAX	
t <sub>PLH</sub>	A or B	Y	R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF	7	15	ns
t <sub>PHL</sub>	A or B	Y	R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF	11	22	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

7 V  
5.5 V  
7 V  
C to 125°C  
C to 70°C  
C to 150°C

noted)

GND

V<sub>CC</sub>

50 Ω

# DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

## SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74

DECEMBER 1983 - REVISED MARCH 1988

- Package Options include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic Dips
- Dependable Texas Instruments Quality and Reliability

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs. The SN54<sup>1</sup> family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74<sup>2</sup> family is characterized for operation from 0°C to 70°C.


description

INPUTS		OUTPUTS	
PRE	CLR	CLK	Q
L	H	X	L
H	L	X	H
H	H	L	L
H	H	H	H
L	L	X	L
L	L	X	H
L	H	X	H
L	H	X	L
H	X	X	H
H	X	X	L
H	X	X	H
H	X	X	L


FUNCTION TABLE

The output levels in this configuration are not guaranteed to meet the minimum levels in V<sub>OH</sub> if the lows at preset and clear are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

logic symbol†




† Symbol is in accordance with ANSI/IEEE Std 91-1984  
 ‡ IEC Publication 617-12.  
 § Numbers shown are for D, J, N, and W packages.




logic diagram (positive logic)


SN54LS74A, SN54S74 ... JK PACKAGE (TOP VIEW)




SN5474 ... W PACKAGE (TOP VIEW)




SN5474 ... J PACKAGE (TOP VIEW)  
 SN54LS74A, SN74S74 ... D OR N PACKAGE  
 SN7474 ... N PACKAGE  
 SN54LS74A, SN54S74 ... J OR W PACKAGE






74



S74

**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**  
**SN7474, SN74LS74A, SN74S74**  
**SN5474, SN54LS74A, SN54S74**

schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

- Supply voltage, VCC (see Note 1) ..... 7 V
- Input voltage: '74, 'S74 ..... 5.5 V
- LS74A ..... 7 V
- Operating free-air temperature range: SN54' ..... -55°C to 125°C
- SN74' ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

PARAMETER	SNS474			SN7474		
	MIN	NOM	MAX	MIN	NOM	MAX
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25
V <sub>IH</sub> High-level input voltage	2		2			
V <sub>IL</sub> Low-level input voltage	0.8		0.8			
I <sub>OH</sub> High-level output current	-0.4		-0.4			
I <sub>OL</sub> Low-level output current	16		16			
t <sub>w</sub> Pulse duration	CLK high	30	30	30		30
	CLK low	37	37	37		37
	PRE or CLR low	30	30	30		30
t <sub>su</sub> Input setup time before CLK <sup>†</sup>	20		20			20
t <sub>h</sub> Input hold time-data after CLK <sup>†</sup>	5		5			5
T <sub>A</sub> Operating free-air temperature	-55		125	0		70

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>			UNIT			
	MIN	TYP <sup>‡</sup>	MAX				
V <sub>IK</sub>	V <sub>CC</sub> = MIN.	I <sub>I</sub> = -12 mA	-1.5	V			
V <sub>OH</sub>	V <sub>CC</sub> = MIN.	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -0.4 mA	2.4 3.4	V			
V <sub>OL</sub>	V <sub>CC</sub> = MIN.	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA	0.2 0.4	V			
I <sub>I</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 5.5 V	1	mA			
I <sub>IH</sub>	D	V <sub>CC</sub> = MAX.	40	μA			
	CLR	V <sub>I</sub> = 2.4 V	120				
	All Other	V <sub>I</sub> = 2.4 V	80				
I <sub>IL</sub>	D	V <sub>CC</sub> = MAX.	-1.6	mA			
	PRE <sup>‡</sup>	V <sub>I</sub> = 0.4 V	-1.6				
	CLR <sup>‡</sup>	V <sub>I</sub> = 0.4 V	-3.2				
	CLK	V <sub>I</sub> = 0.4 V	-3.2				
I <sub>OS<sup>†</sup></sub>	V <sub>CC</sub> = MAX.	-20	-57	-18	-57	mA	
I <sub>CC<sup>‡</sup></sub>	V <sub>CC</sub> = MAX.	See Note 2	8.5	15	8.5	15	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>Clear is tested with preset high and preset is tested with clear high.

<sup>‡</sup>Not more than one output should be shown at a time.

<sup>‡</sup>Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			UNIT
			MIN	TYP	MAX	
t <sub>max</sub>	PRE or CLR	Q or Q	15	25	15	MHz
			25	40	25	ns
t <sub>PLH</sub>	CLK	Q or Q	14	25	14	ns
			20	40	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-238

TTL Devices

2



# SNS4LS74A, SN74LS74A DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

PARAMETER	SNS4LS74A		SN74LS74A	
	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75 5 5.25
V <sub>IH</sub> High-level input voltage	2			2
V <sub>IL</sub> Low-level input voltage	0.7			0.8
I <sub>OH</sub> High-level output current	-0.4			-0.4
I <sub>OL</sub> Low-level output current	4			8
f <sub>clock</sub> Clock frequency	0	25	0	25
t <sub>w</sub> Pulse duration	CLK high	25	25	25
	PRE or CLR low	25		25
t <sub>su</sub> Setup time before CLK ↑	High-level data	20	20	20
	Low-level data	20		20
t <sub>h</sub> Hold time-data after CLK ↑	High-level data	5		5
	Low-level data	5		5
T <sub>A</sub> Operating free-air temperature	-55	125		0 70

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		SNS4LS74A		SN74LS74A	
	MIN	TYP‡	MAX	MIN	TYP‡	MAX
V <sub>IK</sub>	V <sub>CC</sub> = MIN.	I <sub>I</sub> = -18 mA		-1.5		-1.5
V <sub>OH</sub>	V <sub>CC</sub> = MIN.	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX.	2.5	3.4	2.7	3.4
	I <sub>OH</sub> = -0.4 mA					
V <sub>OL</sub>	V <sub>CC</sub> = MIN.	V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V.	0.25	0.4	0.25	0.4
	I <sub>OL</sub> = 4 mA					
	V <sub>CC</sub> = MIN.	V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V.				
	I <sub>OL</sub> = 8 mA					
t <sub>r</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 7 V	0.1		0.1	
	D or CLK					
	CLR or PRE					
	I <sub>r</sub> = 0.2 mA					
t <sub>h</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 2.7 V	20		20	
	D or CLK					
	CLR or PRE					
	I <sub>h</sub> = 40 μA					
t <sub>l</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 0.4 V	-0.4		-0.4	
	D or CLK					
	CLR or PRE					
	I <sub>l</sub> = -0.8 mA					
I <sub>OS3</sub>	V <sub>CC</sub> = MAX.		-20		-100	
	See Note 4					
I <sub>CC</sub> (Total)	V <sub>CC</sub> = MAX.		-20		-100	
	See Note 2					

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

Switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	
			MIN	TYP
t <sub>max</sub>			25	33
t <sub>PLH</sub>	CLR, PRE or CLK	Q or Q̄	13	25
t <sub>PHL</sub>			25	40

Note 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-239

TTL Devices

2

MAX	UNIT
25	ns
40	ns
25	ns
40	ns

the clock input is

MAX	UNIT
-1.5	V
V	
0.4	V
1	mA
40	μA
120	μA
-0.6	mA
-3.2	mA
-3.2	mA
-57	mA
15	mA

(wise noted)

MAX	UNIT
5.25	V
V	
0.8	V
-0.4	mA
16	mA
ns	
ns	
ns	
70	°C

# SN54S74, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

UNIT	SN54S74		SN74S74	
	MIN	NOM	MAX	MIN
V	4.5	5	5.5	4.75
V	5.25	5	5.25	5
V	High-level input voltage			
V	2			
V	0.8			
V	Low-level input voltage			
V	0.8			
mA	High-level output current			
mA	-1			
mA	Low-level output current			
mA	20			
ns	Pulse duration			
	CLK high	8	8	6
	CLK low	7.3	7.3	7.3
	CLR or PRE low	7	7	7
ns	Setup time, before CLK ↑			
	High-level data	3	3	3
ns	Low-level data			
	Low-level data	3	3	3
ns	Input hold time - data after CLK ↑			
ns	2			
°C	Operating free-air temperature			
°C	0			

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

2

TTL Devices

PARAMETER	TEST CONDITIONS <sup>1</sup>	SN54S74		SN74S74	
		MIN	TYP <sup>2</sup>	MAX	MIN
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.2	-1.2	-1.2	-1.2
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.5	3.4	2.5	3.4
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA	0.5	0.5	0.5	0.5
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	1	1	1
I <sub>IH</sub>	D	50	50	50	50
	CLR or PRE or CLK	150	150	150	150
	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	50	50	50	50
I <sub>IL</sub>	D	-2	-2	-2	-2
	CLR or PRE	-6	-6	-6	-6
	CLR	-4	-4	-4	-4
	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	-4	-4	-4	-4
I <sub>OS<sup>3</sup></sub>	V <sub>CC</sub> = MAX	-40	-40	-40	-40
I <sub>CC<sup>4</sup></sub>	V <sub>CC</sub> = MAX, See Note 2	15	25	15	25

<sup>1</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>2</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>3</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

<sup>4</sup>Clear is tested with preset high and preset is tested with clear high.

<sup>5</sup>Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF					
t <sub>max</sub>					75	110		MHZ
t <sub>PLH</sub>	PRE or CLR	Q or Q			4	6		ns
t <sub>PHL</sub>	PRE or CLR (CLK high)	Q or Q			9	13.5		ns
t <sub>PHL</sub>	PRE or CLR (CLK low)	Q or Q			5	8		ns
t <sub>PLH</sub>					6	9		ns
t <sub>PHL</sub>					6	9		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS139A, SN74LS139A, SN74ALS139A, SN54S139, SN74S139A, SN74ALS139A, SN74LS139A . . . J OR W PACKAGE


DECEMBER 1972—REVISED MARCH 1988

- Designed Specifically for High-Speed: Memory Decoders Data Transmission Systems
- Two Fully Independent 2- to 4-Line Decoders/Demultiplexers
- Schottky Clamped for High Performance


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible. The circuit comprises two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

MAX	ns
7	ns
10.5	ns
12	ns
8	ns
11	ns
11	ns
11	ns
11	ns

SN54LS139A, SN54S139 . . . J OR W PACKAGE  
 SN74LS139A, SN74S139A . . . D OR N PACKAGE





SN54LS139A, SN54S139 . . . FK PACKAGE  
 (TOP VIEW)



NC - No internal connection

logic symbols (alternatives)†



†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages. Copyright © 1972, Texas Instruments Incorporated

All of these decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design. The SN54LS139A and SN54S139 are characterized for operation range of -55°C to 125°C. The SN74LS139A and SN74S139A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

OUTPUTS	INPUTS		
	ENABLE	B	A
	g	Y0	Y1
	SELECT	Y2	Y3
	H	X	X
	L	L	L
	L	L	L
	L	L	L
	L	L	L
	L	L	L
	L	L	L
	L	L	L
	L	L	L
	L	L	L
	L	L	L

H = high level, L = low level, X = irrelevant


PRODUCTION DATA documents contain information relevant as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


# SN54LS139A, SN54S139, SN74LS139A, SN74S139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

7 V	Supply voltage, VCC (See Note 1)
7 V	Input voltage: LS139A
5.5 V	54S139, 74S139A
-55°C to 125°C	Operating free-air temperature range: SN54LS139A, SN54S139
0°C to 70°C	SN74LS139A, SN74S139A
-65°C to 150°C	Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-432

**SNS4LS139A, SN74LS139A  
DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS**

recommended operating conditions

UNIT	MIN NOM MAX		MIN NOM MAX	
		MIN	NOM	MAX
	4.5	5	5.5	4.75 5 5.25
V	Supply voltage			
	2	2		
V	High-level input voltage			
	0.7	0.8		
V	Low-level input voltage			
	-0.4	-0.4		
mA	High-level output current			
	4	8		
mA	Low-level output current			
	-55	125		
°C	Operating free-air temperature			

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>1</sup>		UNIT	
		MIN	TYP <sup>2</sup>	MAX
V <sub>IK</sub>	V <sub>CC</sub> = MIN.	I <sub>I</sub> = -18 mA	-1.5	-1.5
V <sub>OH</sub>	V <sub>CC</sub> = MIN.	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX.	2.5 3.4	2.7 3.4
V <sub>OL</sub>	V <sub>CC</sub> = MIN.	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 4 mA	0.25 0.4	0.25 0.4
	V <sub>CC</sub> = MAX.	V <sub>IL</sub> = MAX.	0.1	0.1
I <sub>I</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 7 V	0.1	0.1
I <sub>IH</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 2.7 V	20	20
I <sub>IL</sub>	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 0.4 V	-0.4	-0.4
I <sub>OS<sup>3</sup></sub>	V <sub>CC</sub> = MAX.	Outputs enabled and open	-20	-20
I <sub>CC</sub>	V <sub>CC</sub> = MAX.		6.8	6.8

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
<sup>2</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.  
<sup>3</sup> Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Note 2)

PARAMETER <sup>1</sup>	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS		UNIT
					MIN	
t <sub>PLH</sub>	Binary	Any	2	13	20	ns
t <sub>PLH</sub>	Select	Any	3	18	29	ns
t <sub>PHL</sub>	Enable	Any	2	22	33	ns
t <sub>PHL</sub>				25	38	ns
t <sub>PHL</sub>				16	24	ns
t <sub>PHL</sub>				21	32	ns

<sup>1</sup>t<sub>PLH</sub> = propagation delay time, low-to-high-level output  
<sup>2</sup>t<sub>PHL</sub> = propagation delay time, high-to-low-level output  
 NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



7 V  
 7 V  
 5.5 V  
 °C to 125°C  
 °C to 70°C  
 °C to 150°C



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54S139, SN74S139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLIERS

recommended operating conditions

PARAMETER	SN54S139		SN74S139A		UNIT
	MIN	NOM	MAX	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	5	V
V <sub>IH</sub> High-level input voltage	2	2	2	2	V
V <sub>IL</sub> Low-level input voltage	0.8	0.8	0.8	0.8	V
I <sub>OH</sub> High-level output current	-1	-1	-1	-1	mA
I <sub>OL</sub> Low-level output current	20	20	20	20	mA
T <sub>A</sub> Operating free-air temperature	-55	125	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>1</sup>		UNIT
	SN54S139	SN74S139A	
V <sub>IK</sub>	V <sub>CC</sub> = MIN. I <sub>I</sub> = -18 mA	-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN. V <sub>IH</sub> = 2 V. V <sub>IL</sub> = 0.8 V.	2.5 3.4	V
V <sub>OL</sub>	V <sub>CC</sub> = MIN. V <sub>IH</sub> = 2 V. V <sub>IL</sub> = 0.8 V.	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = MAX. V <sub>I</sub> = 5.5 V.	1	mA
I <sub>H</sub>	V <sub>CC</sub> = MAX. V <sub>I</sub> = 2.7 V.	50	μA
I <sub>L</sub>	V <sub>CC</sub> = MAX. V <sub>I</sub> = 0.5 V.	-2	mA
I <sub>OS</sub> <sup>2</sup>	V <sub>CC</sub> = MAX.	-40	mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX. Outputs enabled and open	60	mA

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
<sup>2</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.  
<sup>3</sup> Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Note 2)

PARAMETER <sup>1</sup>	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS		UNIT
				SN54S139	SN74S139A	
t <sub>PLH</sub>	Binary	Any	2	5	7.5	ns
t <sub>PLH</sub>	Binary	Any	2	6.5	10	ns
t <sub>PLH</sub>	Select	Any	3	7	12	ns
t <sub>PLH</sub>	Select	Any	3	8	12	ns
t <sub>PLH</sub>	Enable	Any	2	5	8	ns
t <sub>PLH</sub>	Enable	Any	2	6.5	10	ns

R<sub>L</sub> = 280 Ω, C<sub>L</sub> = 15 pF

<sup>1</sup> t<sub>PLH</sub> = propagation delay time, low-to-high-level output  
t<sub>PLH</sub> = propagation delay time, high-to-low-level output  
NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 659012 • DALLAS, TEXAS 75265

2-434

TTL Devices  
2


# SN54192, SN54193, SN74192, SN74193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

DECEMBER 1972—REVISED MARCH 1988


- Cascading Circuitry Provided Internally
- Synchronous Operation
- Individual Preset to Each Flip-Flop
- Fully Independent Clear Input

TYPES	TYPICAL MAXIMUM COUNT FREQUENCY	POWER DISSIPATION	description
192, 193	32 MHz	325 mW	LS192, LS193
	32 MHz	95 mW	

SN54192, SN54193, SN54LS192, SN74192, SN74193 . . . J OR W PACKAGE  
 SN74LS192, SN74LS193 . . . N PACKAGE  
 SN74ALS192, SN74ALS193 . . . D OR M PACKAGE



SN54LS192, SN54LS193 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These monolithic circuits are asynchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The 192 and LS192 circuits are BCD counters and the 193 and LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters. The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data input independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words. These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

UNIT	SN54	SN54LS	SN74	SN74LS
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	7	7
Input voltage	5.5	5.5	5.5	7
Operating free-air temperature range	-55 to 125	-55 to 125	0 to 70	0 to 70
Storage temperature range	-55 to 150	-55 to 150	-55 to 150	-55 to 150

NOTE 1: Voltage values are with respect to network ground terminal.


PRODUCTION DATA documents contain information as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54192, SN54LS192, SN74192, SN74LS192  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**TEXAS  
INSTRUMENTS**

2-634


TTL Devices

2



**SN54193, SN64LS193, SN74LS193, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.




POST OFFICE BOX 688012 • DALLAS, TEXAS 75268

2-635

**SN74192, SN74193, SN74LS192, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

logic symbols †







†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs

2

TTL Devices



**TEXAS INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-636


**SN54192, SN54LS192, SN74192, SN74LS192  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

**'192, 'LS192 DECADE COUNTERS**

Typical clear, load, and count sequences

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES: A. Clear overrides load, data, and count inputs.  
B. When counting up, count-down input must be high; when counting down, count-up input must be high.


**SNS4193, SNS4LS193, SN74193, SN74LS193  
 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

**'193, 'LS193 BINARY COUNTERS**

typical clear, load, and count sequences

illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one, and two.
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.  
 B. When counting up, count-down input must be high; when counting down, count-up input must be high.


**TEXAS  
 INSTRUMENTS**

POST OFFICE BOX 658012 • DALLAS, TEXAS 75268

2-638

TTL Devices

2




Boolean Algebra E-54 Digital Logic

a two-valued (binary) axiomatic system  
 0/1 ~ transistor off/on ~ voltage low/high

Basic operations  $f(A, B)$

A	B	$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$
0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0
1	0	0	1	0	1	0	0
1	1	0	1	1	1	1	1



constants: 0, 1  
 $\overline{A \oplus B} = A\overline{B} + \overline{A}B$

variables:  $A, B, C, \dots$

functions:  $f(A, B, C) = (A+B \cdot 1) + C \cdot 0$

• Axioms & Theorems

$A + 0 = A$	$A + \bar{A} = 1$
$A + 1 = 1$	$A + A = A$
$A \cdot 0 = 0$	$A \cdot A = A$
$A \cdot 1 = A$	$A \cdot \bar{A} = 0$

- Commutative

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

- Combinative

$$A + (B + C) = (A + B) + C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

- distributive

$$A + (BC) = (A + B)(A + C)$$

$$A(B + C) = AB + AC$$

- De Morgan Law

$\bar{f}(A, B, \dots)$  can be obtained by

replacing  $A, B, \dots$  by  $\bar{A}, \bar{B}, \dots$

$\dots$  by  $A, B, \dots$

$\dots$  by  $1, 0$   
 $\dots$  by  $0, 1$   
 in  $f(A, B, \dots)$

• algebraic manipulation

ex  $f(A, B) = A + \bar{A}B = A(B + \bar{B}) + \bar{A}B$

$$= AB + A\bar{B} + \bar{A}B + \bar{A}\bar{B}$$

$$= A(B + \bar{B}) + (\bar{A} + A)B$$

$$= A \cdot 1 + 1 \cdot B = A + B$$

• Truth table & Karnaugh Map





	0	1	2	3	4	5	6	7
A	0	0	0	1	1	1	1	1
B	0	0	1	1	0	0	0	1
C	0	1	1	0	1	0	1	0
f(A,B,C)	1	1	1	1	1	1	1	0



$$f(A,B,C) = \overline{B} + \overline{A}C$$

	0	1
A	0	1
BC	00 01 11 10	00 01 11 10
	0	1
	0	1
	0	1
	0	1
	0	1




# Hardware Implementation








Combinational Circuits

connected arrangement of logic gates with a set of inputs and a set of outputs. At any given time, the outputs are a function of the combination of the inputs



n inputs.  $2^n$  combinations.  
 m outputs.  $y_i = f_i(x_1 \dots x_n)$   $i=1, 2, \dots, m$


• Multiplexers MUXs






EX2: BCD (binary coded decimal) to 7-segment display decoder

EX1: binary decoder = deMUX w/  $X \equiv 1$

$x_1$	$x_0$	$y_3$	$y_2$	$y_1$	$y_0$
1	1	1	1	0	0
1	0	0	1	0	0
0	1	0	0	1	0
0	0	0	0	0	1




Decoders convert binary information from one coded form into another




DeMUXs

A BCD to seven-segment display decoder.




No.	x <sub>1</sub>	x <sub>2</sub>	x <sub>3</sub>	x <sub>4</sub>	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	0	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	1	1	1



# Sequential Circuits

the outputs of the circuit depend on the sequence of the inputs

- memory capability: memory elements
- feedback from memory elements to input




$$\text{Output} = F(\text{Input}, \text{Current-state})$$

$$\text{Next-state} = G(\text{Input}, \text{Current-state})$$


# Memory Elements - Flip-Flops

Basic Cell





2 Stable states:  
 $Q=0 \quad \bar{Q}=1$   
 $Q=1 \quad \bar{Q}=0$

clocked FFs (active only when clock is high)



RS-FF (Set-reset)





characteristic table

S	R	Q(t+1)
1	1	not allowed
1	0	1
0	1	0
0	0	Q(t)

- T-FF (toggle)  
tie J, K together



$\bar{Q}(t)$	1	$Q(t)$
$Q(t+1)$	0	T

J	0	0	0	1	1	$Q(t)$
K	0	1	0	0	1	$\bar{Q}(t)$



- JK-FF

$D$	0	1	$Q(t+1)$
$\bar{D}$	0	1	




- D-FF (delay)



# Hardware Implementation


- two problems




next-state =  $f(\text{input, current-state})$

during active period (clock = high), any change in input or current-state ( $Q$ ) will cause undesired state change.

- Oscillation (caused by state change)



- "Catch 0" or "Catch 1" (caused by input change)




• solutions

- narrow clock pulse

high frequency interference. Not good

- Master/slave FF (MS FF)



the oscillation problem caused by feedback is solved. but not "catch 0/1" problem

caused by input change

- Edge-triggered FF


only at the time instance of the rising


(or trailing) edge of the clock, can the

input / feedback affect the state.



(sampling)

Ex





• Shift/Load Register



• Binary Counter

UP/Down Counter

